

**WHAT IS CLAIMED IS:**

1. An electric characteristic evaluating apparatus for extracting electric characteristics of a semiconductor device by numerically solving physical equations describing physical phenomenon in a semiconductor device comprising:
  - 5 an integral value calculator configured to integrate a carrier generation and extinction speed obtained by numerically solving the physical equations, in each carrier generation and extinction mechanism within a semiconductor region, and issue the result obtained by integration respectively.
  - 10
2. The electric characteristic evaluating apparatus according to claim 1, wherein the volume integration is effected on the carrier generation and extinction mechanism having the dimension of  $\text{length}^{-3} \text{ time}^{-1}$ , the surface integration is effected on the carrier generation and extinction mechanism having the dimension of  $\text{length}^{-2} \text{ time}^{-1}$ , and the line integration is effected on the carrier generation and extinction mechanism having the dimension of  $\text{length}^{-1} \text{ time}^{-1}$ .
- 15
- 20
3. The electric characteristic evaluating apparatus according to claim 1, wherein the carrier generation and extinction mechanism includes a SRH process, impact ionization, and inter-band tunneling.
- 25
4. The electric characteristic evaluating apparatus according to claim 1, wherein said integral value calculator issues an output by multiplying a charge amount to each integral value of each carrier generation and extinction mechanism.
- 30
5. The electric characteristic evaluating apparatus according to claim 1, wherein the electric characteristics
- 35

are extracted repeatedly varying a bias condition to the semiconductor device.

6. An electric characteristic evaluating method for  
5 extracting electric characteristics of a semiconductor device by numerically solving physical equations describing physical phenomenon in a semiconductor device comprising the steps of:

10 integrating a carrier generation and extinction speed obtained by numerically solving the physical equations, in each carrier generation and extinction mechanism within a semiconductor region; and

15 issuing the result obtained by integration respectively.

15 7. The electric characteristic evaluating method according to claim 6, wherein the volume integration is effected on the carrier generation and extinction mechanism having the dimension of  $\text{length}^{-3} \text{ time}^{-1}$ , the surface integration is effected on the carrier generation and extinction mechanism having the dimension of  $\text{length}^{-2} \text{ time}^{-1}$ , and the line integration is effected on the carrier generation and extinction mechanism having the dimension of  $\text{length}^{-1} \text{ time}^{-1}$ .

25 8. The electric characteristic evaluating method according to claim 6, wherein the carrier generation and extinction mechanism includes a SRH process, impact ionization, and inter-band tunneling.

30 9. The electric characteristic evaluating method according to claim 6, wherein an output is issued by multiplying a charge amount to each integral value of each carrier generation and extinction mechanism.

35 10. The electric characteristic evaluating method

according to claim 6, wherein the electric characteristics are extracted repeatedly varying a bias condition to the semiconductor device.

5 11. An electric characteristic evaluating program for extracting electric characteristics of a semiconductor device by numerically solving physical equations describing physical phenomenon in a semiconductor device comprising and making a computer system execute the process of:

10 an integral value calculating process of integrating a carrier generation and extinction speed obtained by numerically solving the physical equations, in each carrier generation and extinction mechanism within a semiconductor region, and issuing the result obtained by integration 15 respectively.

12. The electric characteristic evaluating program according to claim 11, wherein the volume integration is effected on the carrier generation and extinction mechanism 20 having the dimension of  $\text{length}^{-3} \text{ time}^{-1}$ , the surface integration is effected on the carrier generation and extinction mechanism having the dimension of  $\text{length}^{-2} \text{ time}^{-1}$ , and the line integration is effected on the carrier generation and extinction mechanism having the dimension of 25  $\text{length}^{-1} \text{ time}^{-1}$ .

13. The electric characteristic evaluating program according to claim 11, wherein the carrier generation and extinction mechanism includes a SRH process, impact 30 ionization, and inter-band tunneling.

14. The electric characteristic evaluating program according to claim 11, wherein an output is issued by multiplying a charge amount to each integral value of each 35 carrier generation and extinction mechanism.

15. The electric characteristic evaluating program according to claim 11, wherein the electric characteristics are extracted repeatedly varying the bias condition to the 5 semiconductor device.

16. A semiconductor device manufacturing method for extracting electric characteristics of a semiconductor device by numerically solving physical equations describing 10 physical phenomenon in a semiconductor device, determining the manufacturing condition of semiconductor device from the extracted electric characteristics, and manufacturing the semiconductor device on the basis of the determined manufacturing condition comprising the steps of:

15        integrating a carrier generation and extinction speed obtained by numerically solving the physical equations, in each carrier generation and extinction mechanism within a semiconductor region, and issuing the result obtained by integration respectively; and

20        determining the manufacturing condition of the semiconductor device having the desired electric characteristics on the basis of the result obtained by integration.

25        17. The semiconductor device manufacturing method according to claim 16, wherein the volume integration is effected on the carrier generation and extinction mechanism having the dimension of  $\text{length}^{-3} \text{ time}^{-1}$ , the surface integration is effected on the carrier generation and 30 extinction mechanism having the dimension of  $\text{length}^{-2} \text{ time}^{-1}$ , and the line integration is effected on the carrier generation and extinction mechanism having the dimension of  $\text{length}^{-1} \text{ time}^{-1}$ .

35        18. The semiconductor device manufacturing method

according to claim 16, wherein the carrier generation and extinction mechanism includes a SRH process, impact ionization, and inter-band tunneling.

5 19. The semiconductor device manufacturing method according to claim 16, wherein an output is issued by multiplying a charge amount to each integral value of each carrier generation and extinction mechanism.

10 20. The semiconductor device manufacturing method according to claim 16, wherein the electric characteristics are extracted repeatedly varying a bias condition to the semiconductor device.